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Quantum computing architectures rely on classical electronics for control and readout. Employing
classical electronics in a feedback loop with the quantum system allows to stabilize states, correct er-
rors and to realize specific feedforward-based quantum computing and communication schemes such
as deterministic quantum teleportation. These feedback and feedforward operations are required
to be fast compared to the coherence time of the quantum system to minimize the probability of
errors. We present a field programmable gate array (FPGA) based digital signal processing system
capable of real-time quadrature demodulation, determination of the qubit state and generation of
state-dependent feedback trigger signals. The feedback trigger is generated with a latency of 110 ns
with respect to the timing of the analog input signal. We characterize the performance of the system
for an active qubit initialization protocol based on dispersive readout of a superconducting qubit
and discuss potential applications in feedback and feedforward algorithms.
I. INTRODUCTION
Recent quantum physical research is directed towards
gaining experimental control of large-scale, strongly-
interacting quantum systems such as trapped ions [1] and
solid-state devices [2]. The ultimate goal is to realize a
quantum computer [3–6] with a large number of quantum
bits (qubits) which may outperform classical computers
for certain computational tasks [7–11]. However, quan-
tum systems do not act as stand-alone components but
must be combined with classical electronics to control in-
puts such as microwave pulses or external magnetic fields
and to record and analyze the output signals [12]. Ana-
lyzing the output signals in real time can be advantageous
to condition input signals on prior measurement results
and therefore realize a feedback loop with the quantum
system [13].
Quantum feedback schemes [14] make use of the results
of quantum measurements to act back onto the quan-
tum state of the system within its coherence time. Ex-
perimental realizations of quantum feedback have shown
that it is possible to prepare and stabilize non-classical
states of electromagnetic fields in optical [15, 16] and
microwave [17] cavities, and to enhance the precision
of phase measurements using an adaptive homodyne
scheme [18].
The first demonstrations of feedback protocols with
superconducting qubits showed active initialization of
qubits into their ground state [19] and the stabilization
of Rabi and Ramsey oscillations [20, 21]. Further re-
cent feedback experiments with superconducting qubits
demonstrated the deterministic preparation of entangled
two-qubit states [22, 23], the reversal of measurement-
induced dephasing [24], and the stabilization of arbitrary
∗ ysalathe@phys.ethz.ch
single-qubit states by continuously observing the sponta-
neous emission from a qubit [25].
Quantum feedforward schemes are closely related to
quantum feedback schemes. In quantum feedforward
schemes one part of a quantum system is measured while
the action takes place on another part of the quantum
system. A prominent example for a feedforward scheme is
the quantum teleportation protocol [26], which has been
realized with active feedforward in quantum optics se-
tups [27–30], in molecules using nuclear magnetic reso-
nance [31], trapped ions [32, 33], atomic ensembles [34]
and solid-state qubits [35, 36].
The feedback latency is commonly defined as the time
required for a single feedback round, i.e. the time between
the beginning of the measurement of the state and the
completion of the feedback action onto the state. A gen-
eral requirement to achieve high success probabilities in
quantum feedback schemes is that the feedback latency is
much shorter than the timescale on which the quantum
state decoheres.
Analog feedback schemes such as those reported in
Refs. [20, 25] feature feedback latencies on the order of
100 ns, where the latencies are limited by analog band-
width and delays in the cables in the cryogenic setups.
However, analog signal processing circuits have limited
flexibility. The flexibility can be improved by using
a digital signal processing (DSP) unit in the feedback
loop, which can be implemented on a central process-
ing unit (CPU) or on a field programmable gate array
(FPGA) [37]. CPU-based DSP systems offer versatile
and convenient programming at the cost of several mi-
croseconds latency [17, 19] due to the delays introduced
by the digital input and output of the signal, which is too
slow to achieve very low error probabilities for feedback
operations on superconducting qubits.
In this paper, we describe an FPGA-based feedback-
capable signal analyzer which allows for real-time digital
demodulation of a dispersive readout signal [38–40] and
the generation of a qubit-state-dependent trigger with
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2input–to–output latency of 110 ns. Our signal analyzer
is therefore among the fastest feedback-capable digital
signal analyzers reported so far [21, 22, 41–43]. The ca-
pabilities of our signal analyzer enabled the feedforward
action in the deterministic quantum teleportation exper-
iment presented in Ref. [35]. In this paper, we illustrate
the use of the feedback signal analyzer in a feedback loop
for qubit initialization [19] and experimentally character-
ize its latency and performance.
The paper is organized as follows: in Sec. II we present
an overview of a typical feedback loop in which our in-
strument is used and analyze the feedback latency. In
Sec. III we discuss the implementation of the digital sig-
nal processing on the FPGA and analyze the processing
latencies. Finally, in Sec. IV we experimentally charac-
terize the performance of the feedback loop. In the ap-
pendices, we provide more details about our experimental
setup and our implementation of the digital signal pro-
cessing on the FPGA.
II. OVERVIEW OF THE FEEDBACK LOOP
In this section, we explain the elements of a typical
feedback loop shown in Fig. 1(a). We designed the feed-
back loop to issue pulses onto a superconducting qubit in-
side a dilution refrigerator conditioned on a measurement
of the qubit state by analog and digital signal processing
using cryogenic and room-temperature electronics. We
first discuss the elements of the detection scheme and
the actuator electronics and then present the latencies of
the feedback loop. We provide a detailed description of
our experimental setup in App. A.
A. Principle of the detection scheme
We consider the dispersive readout of the state
of transmon qubits [44, 45] with typical frequencies
ωq/(2pi) ≈ 4–6 GHz for the transition between the ground
|g〉 and first excited state |e〉. We couple a microwave
resonator to the qubit [green box in Fig. 1(a)] with a fre-
quency difference between qubit and resonator designed
to be in the dispersive regime [38, 39].
In our experimental realization of the feedback
loop (see Sec. IV), the qubit transition frequency is
ωq/(2pi) = 6.148 GHz and the center resonator frequency
amounts to ωr/(2pi) = 7.133 GHz with dispersive cou-
pling rate χ/(2pi) ≈ 1.1 MHz between the qubit and the
resonator. Depending on whether the qubit is in state
|g〉 or |e〉, we observe the dispersively shifted resonator
frequency at ωr ± χ respectively.
The qubit-state-dependent frequency shift leads to a
state-dependent resonator response when the resonator is
probed with a microwave pulse. In the dispersive read-
out scheme, high-fidelity quantum nondemolition read-
out [13] is achieved when probing the resonator with
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FIG. 1. (a) Overview of the feedback loop. Typical latencies
are indicated in blue and typical carrier frequencies of the
signal are indicated in gray. See text for details. (b) Sketch
of the time-dependence of the in-phase component I of the
readout signal which approaches different steady-state values
depending on whether the qubit is in state |g〉 (blue curve) or
|e〉 (red curve). We consider a scenario in which the response
time of the resonator is much shorter than the lifetime of the
qubit. Specific times indicated are the onset of the readout
pulse (t0) as well as the beginning (t1) and end (t2) of the
integration time (τi, blue shaded region). We define the total
readout time τRO as the time difference between t0 and t2
(blue arrow between dashed lines) [46]. (c) Sketch of the
trajectories in the plane spanned by the I and Q components
of the signal for the states |g〉 (blue) and |e〉 (red). Specific
points in the trajectories are marked corresponding to the
times t0, t1 and t2 as defined in (b). (d) Sketch of the typical
distribution of the integrated in-phase component (I) when
the qubit is in state |g〉 (blue curve) or |e〉 (red curve). The
dashed line represents the threshold value It based on which
the state of the qubit is determined.
power κ〈nˆ〉~ωr ≈ 10−16 W such that the steady-state av-
erage photon number 〈nˆ〉 in the resonator is on the
order of 1–10 microwave photons [39, 46–50]. Due
to the low power, it is essential to connect the out-
put of the resonator to a Josephson parametric ampli-
fier (JPA) [47, 51–58] to be able to discern the qubit-
state-dependent resonator response within a single repe-
tition of the experiment and in a time shorter than the
qubit lifetime. Other schemes involve the direct coupling
of a qubit to a Josephson bifurcation amplifier [59–62],
autoresonant oscillator [63] or parametric oscillator [64]
to be able to discern the qubit state with a higher mi-
crowave power.
For simplicity, we consider the case where the resonator
is probed with a microwave pulse with frequency ωr and
3square envelope. The scheme considered here could be
extended to include more sophisticated pulse shapes [46,
49, 65, 66] which increase the speed and fidelity of the
readout as well as the speed of the reset of the intra-
resonator field.
We employ the complex representation of the signal
I(t) + iQ(t) ≡ A(t) exp [φ(t)] where A(t) and φ(t) are the
time-dependent amplitude and phase of the signal at
frequency ωr. Upon transmission of the readout pulse
with frequency close to resonance, the time-dependent
in-phase I(t) and quadrature Q(t) components of the sig-
nal follow an exponential rise towards steady-state values
starting at time t0 after the onset of the readout pulse
as illustrated in Fig. 1(b) [67]. The steady-state values
depend on whether the qubit is in state |g〉 (blue curve)
or state |e〉 (red curve). The trajectories of the readout
signal in the two-dimensional plane spanned by I and Q
as sketched in Fig. 1(c) start at the center of the plane
which corresponds to zero amplitude and move into two
different directions depending on the qubit state |g〉 (blue
curve) or |e〉 (red curve).
The signal is subject to noise added by passive and ac-
tive components [68]. Therefore we apply a linear filter to
the signal with the goal to attenuate noise frequency com-
ponents while keeping the frequency components that
contain the signal [24, 40, 46, 69]. In particular, we apply
a moving average filter which is advantageous in terms of
the signal processing latency (see Sec. III C). The moving
average is equivalent to an unweighted integration of the
original signal in a particular integration window start-
ing at a variable time t1 and ending at time t2 = t1 + τi
[see Fig. 1(b) and Fig. 1(c)], where τi is a constant in-
tegration time. We define the total readout duration as
the time difference τRO ≡ t2 − t0 between the onset of
the readout pulse and the end of the integration window.
In the experiment presented in Sec. IV we used an inte-
gration window of τi = 40 ns and a readout duration of
τRO = (105± 2) ns.
In the absence of transitions between qubit states
during the integration time, the statistical distribution
of the integrated signal, when the experiment is re-
peated many times, is expected to be represented by two
Gaussian-shaped peaks in a histogram of the I compo-
nent [Fig. 1(d)]. In the presence of qubit state transitions
during the readout, the distributions corresponding to
the states |g〉 and |e〉 are expected to be non-Gaussian
with an increased overlap [40, 46]. We discern the states
|g〉 and |e〉 of the qubit by comparing the I signal to a
threshold value It [dashed line in Fig. 1(d)]. The fidelity
of the readout depends on the signal–to–noise ratio of
the readout signal [46, 49]. To maximize the readout fi-
delity, we optimize the integration window and threshold
value It.
B. Implementation of the detection scheme
The readout pulse is issued by the static control hard-
ware [gray box in Fig. 1(a)]. Simultaneously, the static
control hardware sends a trigger [tr in Fig. 1(a)] to the
FPGA to synchronize the digital signal processing with
the readout pulse.
We use an analog detection chain [yellow box in
Fig. 1(a)] containing amplifiers with a total gain of ap-
proximately 120 dB (see App. A) to detect the signal at
the output of the resonator. In addition, the detection
chain uses analog down–conversion electronics to convert
the readout signal to an intermediate frequency ωIF com-
patible with the sampling rate fs = 100 MS/s of our DSP
unit. We choose an intermediate frequency at a quarter of
the sampling frequency, i.e. ωIF/(2pi) = fs/4 = 25 MHz,
which allows for efficient digital down–conversion (see
Sec. III C). Note that in principle it is possible to di-
rectly demodulate the signal into its I and Q compo-
nents in the analog signal processing but this requires
the I and Q component of the signal to be digitized us-
ing two separate analog-to-digital converter (ADC) chan-
nels [41, 70, 71]. The separate digitization of the I and
Q components is sensitive to mismatches between the
conversion-loss and reference level which lead to a distor-
tion of the digitized complex signal. In contrast, down–
conversion to an intermediate frequency in the range of
10 MHz to 1 GHz avoids low-frequency noise, DC offsets
and requires only one ADC channel at the cost of a re-
duced bandwidth [41, 70, 71].
We implement the digital signal processing on a Xil-
inx Virtex–4 FPGA mounted on a commercial DSP
unit by Nallatech, Inc. (BenADDA-V4
TM
) [blue box in
Fig. 1(a)] which includes an ADC with sampling rate
fs = 100 MS/s and 14-bit voltage resolution. In a first
step, the DSP digitally demodulates the signal [labeled
as demod. in Fig. 1(a)]. The state discrimination module
[state det. in Fig. 1(a)] then compares the filtered I signal
at time τRO to the threshold It, to determine the qubit
state from the demodulated signal. Depending on the de-
termined qubit state, a feedback trigger [fb in Fig. 1(a)]
is sent from the FPGA to the actuator electronics.
C. Actuator
The actuator is realized with an arbitrary waveform
generator (AWG). When it receives the feedback trigger,
the AWG generates a feedback pulse with a sampling rate
of 1 GHz. In our experiment, the actuator pulse (AP) has
a duration of τAP = 28 ns and uses the derivative removal
by adiabatic gate (DRAG) technique [72, 73] to prevent
transitions to higher-excited states of the transmon out-
side of the subspace spanned by the states |g〉 and |e〉.
We typically generate the actuator pulse with a carrier
frequency of 100–300 MHz limited by the bandwidth of
the AWG and analog mixer. In the experiment presented
in Sec. IV we chose a carrier frequency of 100 MHz for the
4actuator pulse. We use an analog mixer to up–convert the
actuator pulse to the qubit transition frequency, which is
typically in the range of 4–6 GHz. Forwarding this pulse
to the qubit realizes a conditional quantum gate on the
qubit closing the feedback loop.
D. Latencies
We define the latency τFB of the feedback loop
[Fig. 1(a)] as the time from the beginning of the read-
out pulse until the completion of the feedback pulse, i.e.
τFB ≡ τEL,tot + τRO + τAP, (1)
where τEL,tot is the total electronic delay of the signal
in the analog and digital components and cables of the
feedback loop, τRO the readout duration (see Sec. II A)
and τAP = 28 ns is the length of the actuator pulse
(see Sec. II C). We measured the total electronic de-
lay τEL,tot = (219 ± 2) ns in-situ by changing the up–
conversion frequency of the feedback pulse to the res-
onance frequency of the readout resonator and adjust-
ing the amplitude of the pulse. The resonant feedback
pulse is transmitted through the resonator which makes
it possible to determine the timing of the feedback pulse
relative to the readout pulse. By adding up the contri-
butions according to Eq. (1) we infer a feedback latency
of τFB = (352± 3) ns.
The electronic delay
τEL,tot ≡ τproc + τADC,DIO + τAWG + τG,tot, (2)
can be broken up into accumulated contributions. The
signal processing, which we implemented in the FPGA,
introduces a processing delay of three clock cycles
τproc = 30 ns (see Sec. III). The feedback trigger is de-
layed by τproc + τADC,DIO = (110± 3) ns with respect to
the analog input signal, where τADC,DIO is the delay in-
troduced by the ADC and digital interfaces (see App. B).
By subtracting the separately determined quantities
τproc, τADC,DIO and τAWG from the total electronic de-
lay τEL,tot we estimate the inferred total group delay
τG,tot = (69± 7) ns in the cables and analog components.
We expect the total cable length connecting the analog
and digital components to be the dominant contribution
to the inferred group delay. The inferred group delay
corresponds to an approximate total cable length of 14 m
considering an effective dielectric constant eff ≈ 2 for the
coaxial cables with PTFE dielectric. This inferred total
cable length is consistent with the experimental setup.
The cable length in our setup could be reduced further by
placing the individual components of the feedback loop
closer to each other which can be achieved, for example,
by placing the FPGA and control electronics inside the
dilution refrigerator [74–76].
III. FPGA-BASED DIGITAL SIGNAL
PROCESSING
In this section, we describe our digital signal process-
ing (DSP) circuit which we implemented on the Virtex–4
FPGA. To derive feedback triggers, the DSP circuit
(Fig. 2) determines the qubit state by digital demodu-
lation of the readout signal (see Sec. II). We start by dis-
cussing the digitization and synchronization of the input
signal. Next, we discuss the signal processing features of
each block and the corresponding latencies. Details of the
FPGA implementation of each signal processing block are
discussed in App. C. We analyze the FPGA timing and
resource usage for the implementation of the DSP circuit
on the Xilinx Virtex–4, Virtex–6 and Virtex–7 FPGA in
App. D.
A. Digitization of the input signal
Before entering the DSP circuit, the readout signal is
digitized by an external ADC chip which samples the
signal with rate fs = 100 MS/s. Typical readout signals
are sine waves with qubit-state-dependent amplitude and
phase as shown in Fig. 3(a). We parameterize the time-
dependent voltage at the input of the ADC as
VADC(t) = A˜(t) cos(ωIFt+ φ(t))
=
A˜(t)
2
(
ei(ωIFt+φ(t)) + e−i(ωIFt+φ(t))
)
.
(3)
As discussed in Sec. II B, we choose an intermediate fre-
quency of ωIF/(2pi) = fs/4 = 25 MHz for the readout sig-
nal after analog down–conversion (see Sec. II B) which is
a useful choice for digital demodulation as discussed be-
low. The time-dependent amplitude A˜(t) is proportional
to the amplitude A(t) of the field at the output of the res-
onator scaled by the gain of the analog detection chain
and conversion loss of the mixer.
The ADC samples the signal VADC(tn) at discrete
times tn = n/fs = n × 10 ns with index n. The
ADC encodes the input voltage range of approximately
±1 V as 14-bit fixed-point binary values. The fixed-
point representation leads to a discretization step size
of 2−13 V ≈ 0.12 mV. A trigger pulse (tr) is provided to-
gether with the analog signal via a separate digital input
of the FPGA to mark the onset of the readout pulse.
B. Pipelined processing
We designed the DSP circuit to process the signal
from the ADC in a pipelined manner. The signal from
the ADC is initially buffered in a register implemented
by synchronous D–flip–flops (ADC z−1 block in Fig. 2)
which forward the value of the signal at each event of a
rising edge of the sampling clock to the next processing
element in the pipeline.
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FIG. 2. Overview of the digital signal processing circuit show-
ing the flow of the digitized signal (black arrows) and trigger
lines (orange arrows). The symbols z−n denote delays by n
clock cycles implemented with synchronous D–flip–flops. Blue
dashed lines mark positions at which the signal is further reg-
istered in pipelined registers not explicitly shown. The cor-
responding latencies of the pipeline stages are written below
the blue arrows. Dotted lines indicate settings defined via
the interface with the host computer. Explanations of each
circuit block are given in the text.
A separate trigger input (tr, orange lines in Fig. 2)
marks the beginning of each experimental repetition. In
order to synchronize the trigger with the ADC signal, the
trigger initially goes through six pipelined registers (z−6
in Fig. 2), which compensate the difference in delay be-
tween the ADC line and trigger line. To synchronize the
signal processing with the sampling clock, we insert fur-
ther pipelined registers into the signal and trigger lines at
specific points in the circuit (blue dashed lines in Fig. 2).
C. Digital demodulation
As discussed in Sec. II B, we digitally demodulate the
readout signal to obtain the I and Q components of the
signal. Digital demodulation is achieved by digital fre-
quency down–conversion which involves digital mixing of
the signal with a digital reference oscillator followed by
digital low–pass filtering to remove noise and unwanted
sideband frequency components [71].
1. Digital mixing
In the first part of the digital demodulation circuit
(yellow box in Fig. 2), we implement a digital mixing
method [70, 71] (digital mixer in Fig. 2) to obtain a side-
band at zero frequency. In the digital mixer, the in-
put signal VADC as defined in Eq. (3), is multiplied with
a complex exponential with down–conversion frequency
ωIF to obtain a complex output signal Sm,
Sm(tn) ≡ VADC × e−iωIFtn
=
A˜(t)
2
(
eiφ(t) + e−i(2ωIFt+φ(t))
)
.
(4)
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FIG. 3. Calculated signals at different processing stages for
exemplary inputs when the qubit is either in the ground state
(blue line) or in the excited state (red line). Blue squares
and red diamonds represent the corresponding simulated dig-
ital signals obtained from a simulation of the FPGA design.
The vertical axes have arbitrary units. The blue arrows and
dashed lines visualize the delays of the signals relative to each
other. (a) The signals SADC from the ADC with two differ-
ent phases depending on the qubit being in the ground (blue)
or excited state (red) together with the corresponding trigger
(tr) signals (orange line). (b) Real (Re[Sm]) and imaginary
(Im[Sm]) part of the complex signal at the output of the digi-
tal mixer with the corresponding trigger delayed by one clock
cycle (z−1tr). (c) In-phase (I) and quadrature (Q) compo-
nent of the signal obtained at the output of the FIR filter
corresponding to a moving average of four consecutive points
with the corresponding trigger delayed by two clock cycles
(z−2tr) (d) Feedback trigger (fb) conditioned on a threshold
on I indicated by the thick horizontal bar at t = 160 ns which
is set by the user-definable delay z−d of d = 14 clock cycles.
The action of the multiplication is to generate two side-
bands corresponding to the two complex exponentials
in Eq. (4); one is corresponding to the complex sig-
nal I + iQ ≡ A˜(t)eiφ(t)/2 and the other leads to oscil-
lations with frequency 2ωIF of the output signals of the
mixer [Fig. 3(b)]. The complex signal I + iQ is the basis
on which we determine the state of the qubit after filter-
ing out the oscillating sideband (see following sections).
In practice, the real (Re[Sm]) and imaginary (Im[Sm])
parts of the output signal of the mixer are computed sep-
arately by multiplying the input signal with a discrete co-
sine to obtain the real part and with a discrete negative
sine to obtain the imaginary part. The FPGA implemen-
tation of the digital mixer is described in App. C 1. For
ωIF/(2pi) = fs/4, the digital mixer introduces a latency
of less than one clock cycle (10 ns) due to its multiplier-
less implementation [70, 71]. Since the output signal of
6the mixer is registered by synchronous D–flip–flops, the
effective latency is one clock cycle. For synchronization,
the trigger signal (tr) is delayed by one clock cycle [z−1tr
in Fig. 3(b)].
2. Digital low-pass filter
The second essential part of the digital down–
conversion circuit is a digital low-pass filter, which ex-
tracts the I and Q components from the signals Re[Sm]
and Im[Sm] by removing the sideband spectral compo-
nents oscillating at frequency 2ωIF [71]. We implement
the digital low-pass filter as a finite impulse response
(FIR) filter [71] which is a discrete convolution of the dig-
ital signal with a finite sequence of filter coefficients. By
matching the filter coefficients (integration weights) to
the expected resonator response, it is possible to optimize
the single-shot readout fidelity [24, 40, 46, 48, 49, 69].
While our DSP circuit in principle allows for 40-point
FIR filters with arbitrary filter coefficients, a moving av-
erage is the simplest type of FIR low-pass filter which is
possible to implement without multipliers and therefore
has a reduced processing latency and uses less FPGA
resources than a more general FIR filter. The FPGA im-
plementation of the moving average module is described
in App. C 2.
The moving average (FIR filter in Fig. 2) is applied
separately to the real part (Re[Sm]) and imaginary part
(Im[Sm]) of the complex output signal of the digital
mixer, Sm, leading to
I(tn) + iQ(tn) ≡ 1
l
n∑
k=n−l+1
Sm(tk), (5)
which is a discrete convolution with a square window
of length l. In the limit of negligible modulation band-
width, the moving average filters a sinusoidal perfectly if
the window length l is a multiple of the oscillation pe-
riod. In the case of ωIF/(2pi) = fs/4, the periodicity
of the unwanted terms at 2ωIF is equal to two discrete
samples. Therefore any window length which spans an
even number of samples is suitable to filter out the 2ωIF
sideband.
The output of the moving average with window length
l = 4 is shown in Fig. 3(c). The I and Q signals at
the output of the moving average show a smooth ramp
towards a steady-state value. In the simulated signals
shown in Fig. 3 an appropriate global phase offset has
been chosen such that the difference between the traces
corresponding to the |g〉 and |e〉 state is maximized in
the I component of the signal (see Sec. II A).
The moving average module has a latency of one clock
cycle. The trigger is delayed accordingly by one addi-
tional clock cycle (z−1z−1tr = z−2tr) for synchroniza-
tion.
D. Offset subtraction and scaling
Following the FIR filter block, the I andQ signals enter
blocks which perform offset subtraction and scaling of the
signal (green boxes in Fig. 2). The main purpose of offset
subtraction is to set a threshold value as described in
Sec. III E. Moreover, offset subtraction and scaling allows
to make best use of the fixed range and resolution used
for recording histograms (see Sec. III F).
The outputs of the offset subtraction and scaling blocks
are described by
I˜(tn) ≡ mI(I(tn)− cI) (6)
Q˜(tn) ≡ mQ(Q(tn)− cQ), (7)
where cI and cQ are offsets in the I/Q plane and mI and
mQ are multiplication factors. We determine the parame-
ters (cI , cQ) and (mI ,mQ) in a calibration measurement.
The latencies of the offset subtraction and scaling blocks
are less than one clock cycle and no synchronous D–flip–
flops are used.
E. State discrimination module
The state discrimination module (red box in Fig. 2) de-
termines the state of the qubit based on the preprocessed
input signals I˜ and Q˜. Due to the offset subtraction, the
threshold value for state discrimination can be kept fixed
at zero which simplifies the FPGA implementation of the
state discrimination module as discussed in App. C 4.
The readout time τRO relative to the onset of the read-
out pulse (see Sec. II A) is specified with a variable delay
of d clock cycles after the detection of the trigger signal,
i.e. d× 10 ns = τRO. In the example shown in Fig. 3(c),
the |g〉 and |e〉 states of the qubit are discriminated based
on a threshold value (thick horizontal bar) defined for the
I signal at a time t = 160 ns which is d = 14 clock cy-
cles after the detection of the trigger signal z−2tr. The
simulated I signals corresponding to the |0〉 [blue curve
in Fig. 3(c)] and |1〉 [red curve in Fig. 3(c)] state are well
distinguishable at the time when the threshold is checked,
such that the state of the qubit can be determined suc-
cessfully even in presence of noise (see Sec. IV). The state
discrimination module either issues the feedback trigger
[red curve in Fig. 3(d)] or does not issue the feedback
trigger [blue curve in Fig. 3(d)] based on the determined
qubit state.
Our DSP circuit provides the possibility to derive a
second feedback trigger (fb2 in Fig. 2) based on both the
in-phase (I˜) or quadrature (Q˜) signal components. For
example, in the quantum teleportation protocol [26] the
states of two qubits at the sender’s location are measured
in order to perform a state-dependent rotation on a qubit
at the receiver’s location. In our experimental realization
of the teleportation protocol as discussed in Ref. [35], we
discriminated the states of the two sender’s qubits based
on two threshold values defined for the I and Q signals.
7Based on the outcome of comparing the I and Q signals
to the two threshold values, we issued two independent
trigger signals to two separate AWGs in order to imple-
ment a conditional operation on the receiver’s qubit [35].
F. Histogram module
The histogram module records how often the values of
the signals I˜ and Q˜ obtained from a specific integration
window fall into a particular histogram bin when the ex-
periment is repeated many times. The bins are defined
by subdividing the signal range from -1 to +1 into typ-
ically 128 bins. From the histogram, an estimate of the
probability density function of the signal at the specified
times is obtained.
We typically repeat the experiment 105–107 times to
obtain standard deviations of less than a part per thou-
sand for the counts in each histogram bin. Storing the
histogram of the signal needs less memory than storing
the value of the signal in each repetition if the number of
repetitions exceeds the number of histogram bins. The
histogram module therefore allows for data reduction at
the time when the data is recorded.
We have used the histogram module in previous ex-
periments to characterize the quantum statistics of mi-
crowave radiation emitted from circuit QED systems [77–
80]. In the context of feedback experiments, we record
histograms to obtain the probabilities of observing a par-
ticular qubit state in two consecutive qubit readouts as
described in Sec. IV.
We update the histogram at the same time as the state
discrimination module determines the qubit state in or-
der to analyze the readout fidelity and feedback perfor-
mance (see Sec. IV). We synchronize the state discrimi-
nation module and the histogram module using a marker
signal (fbTime in Fig. 2) which is sent from the state
discrimination module to the histogram module. We use
an external Zero Bus Turnaround (ZBT) Random Ac-
cess Memory (RAM) (see Fig. 2) to store the histogram.
When the recording of the histogram is completed, we
transfer the histogram to the host computer via the inter-
face. The implementation details of the histogram mod-
ule are described in App. C 5.
IV. QUBIT STATE INITIALIZATION
EXPERIMENT
In this section, the functionality of the presented DSP
circuit is demonstrated in the context of a qubit state
initialization experiment. In the experiment we use the
feedback loop to reset the state of a superconducting
qubit [19, 81–83] (see App. E) deterministically into its
ground state, independent of its initial state. We corre-
late the outcomes of two consecutive qubit measurements
in order to separate out the different effects such as the
qubit lifetime and readout fidelity which contribute to
the overall performance of the feedback protocol.
We choose the repetition period 10µs of the experi-
ment to be longer than the qubit lifetime T1 ≈ 1.4µs,
such that the qubit is approximately in thermal equilib-
rium with its environment at the beginning of each ex-
perimental repetition. We observe a finite thermal pop-
ulation Ptherm ≈ 7% of the excited state |e〉 due to the
elevated effective temperature of about 114 mK of the
system on which the experiments were performed (see
App. F).
In order to test the feedback protocol, we prepare an
equal superposition of the computational states |g〉 and
|e〉 of the superconducting qubit. This choice of initial
state will ideally lead to equal probabilities to find the
states |g〉 and |e〉 when the qubit is measured. Prepar-
ing an equal superposition as an initial state will there-
fore test the feedback actuator for both computational
states |g〉 and |e〉 of the qubit. An additional data set
(App. F) shows that the feedback scheme can also be
used to reduce the thermal population of the excited
state [19, 82, 84], providing an additional benchmark for
our feedback loop.
Ideally, we consider the case when the qubit is initial-
ized in the state |g〉 corresponding to the Bloch vector
pointing to the upper pole of the Bloch sphere [stage 1
in Fig. 4(a)]. A microwave pulse at frequency ωq [green
line in Fig. 4(b)] is applied to the qubit to realize a pi/2
rotation which brings the qubit into the superposition
state |+〉 ≡ (|g〉+ |e〉)/√2 corresponding to a Bloch vec-
tor pointing at the equator of the Bloch sphere [stage 2
in Fig. 4(a)].
When the qubit initially is in state |e〉, for exam-
ple due to the non-zero temperature of the system,
the effect of the pi/2 rotation is to prepare the state
|−〉 ≡ (|g〉 − |e〉)/√2 which is an equal superposition of
|g〉 and |e〉 with a different phase. The states |+〉 and
|−〉 are expected to lead to an identical distribution of
outcomes in the state detection.
In the experiment, directly after the preparation of the
initial state, at time tM1 = 0, the state of the qubit
is measured with a readout pulse of length 160 ns (see
M1 in Fig. 4) applied to the resonator. The dispersive
readout projects the state of the qubit into either the
ground or excited state corresponding to the upper and
lower pole of the Bloch sphere [stage 3 in Fig. 4(a)]. The
DSP (see Sec. III) extracts the in-phase component I1
during the readout pulse M1. We filter the signal I1
with a moving average of four consecutive samples, cor-
responding to an integration window [blue region M1 in
Fig. 4(b)] of 40 ns. We extracted the time τRO ≈ 105 ns
of the end of the integration window [85] relative to the
beginning of the readout pulse by fitting a theoretical
model to the switch-on dynamics of the readout signal in
a time-resolved measurement [46].
The histogram of I1 [blue dots in Fig. 4(c)] reveals
two Gaussian peaks corresponding to the distributions
of the in-phase signal for the qubit being in state |g〉
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FIG. 4. (a) Quantum circuit depicting the experimental protocol to test the feedback routine. The state at each stage of the
protocol is represented on the Bloch sphere (blue). The horizontal black line indicates the evolution of the qubit state over time.
Double arrows (⇒) represent the flow of classical information. The sequence of operations is: a pi/2 rotation (green box) of
the Bloch vector about an equatorial axis, a first projective measurement (M1), a conditional pi rotation (red dashed box) that
depends on the feedback trigger (fb) determined by the digital signal processing (DSP) and a second projective measurement
(M2) of the qubit state. (b) Pulse scheme showing the timing of microwave pulses applied to the qubit (green trace), the pulses
applied to the resonator (yellow trace) and the conditional pi pulse applied to the qubit (red, dashed). The blue shaded regions
mark the integration windows of the measurements M1 and M2. The time offset τRO marks the time from the beginning of
each readout pulse to the end of the corresponding integration window, τEL,tot (blue arrow) marks the delay in the feedback
electronics and τFB marks the total feedback latency as defined in the main text. (c) Histograms of the in-phase signal I1
obtained from the first readout pulse M1 (blue dots) and in-phase signal I2 obtained from the second readout pulse M2 (orange
dots) for the case when the feedback actuator is disabled. The dashed line marks the feedback threshold. For M1 and M2 the
percentage of counts on the right side of the threshold is indicated. (d) The same type of histograms as in (c) but with the
feedback actuator enabled. (e) Two-dimensional histogram with 128 × 128 bins counting the combined outcomes of the first
readout I1 (horizontal axis) and second readout I2 (vertical axis) for the case when the feedback actuator is disabled. The
plane is divided into four regions (RGG, RGE, REG, REE) separated by the threshold (dashed lines). The percentage of counts
relative to the total count is indicated in each quadrant. Red lines are contour lines marking specific counts of {0.5, 1, 2}× 103.
(f) The same type of two-dimensional histogram as in (e) but with the feedback actuator enabled.
or |e〉. The measured initial excited state probability
P[E1]fb off = 46.06(3)%, is the fraction of counts of values
I1 above the threshold value It = 16 mV [dashed line in
Fig. 4(c)] relative to the total count Ctot = 2
′097′152 of
measurements.
With a master equation [86] we simulate the decay
of the qubit state with characteristic time T1 = 1.4µs
during the time of the pi/2 pulse and the readout up
to the center of the integration window [see Fig. 4(b)].
Furthermore we take into account a bias of the mea-
sured probabilities towards 50% due to the finite read-
out error of 3% (see App. G). From the master equation
simulation we obtain an expected excited state proba-
bility of P[E1]sim = 47.07% in the first measurement M1
which agrees reasonably with the measured probability
P[E1]fb off (see above). A source of systematic errors is
measurement-induced mixing [87]. An additional rea-
son for the systematic deviation of the measured prob-
ability from the simulated probability is that the cho-
sen threshold value It = 16 mV deviates from the value
It, opt ≈ 13 mV which optimizes readout fidelity (see
App. G). This offset leads to a bias of the observed proba-
bilities towards the ground state in addition to a system-
atic bias due to state transitions during the integration
time [46].
The feedback loop is configured to deterministically
prepare the state |g〉 [stage 4 in Fig. 4(a)]. The feedback
pulse, inducing a pi rotation of the Bloch vector of the
9qubit, turns the state |e〉 into |g〉 and vice versa. Thus,
the feedback pi pulse is issued only if the first measure-
ment M1 revealed the qubit to be in state |e〉. The pi
pulse [red dashed line in Fig. 4(b)] arrives at the qubit
with delay of τEL,tot (see Sec. II D) conditioned on the
readout result of M1.
For verification, a second readout pulse (M2 in Fig. 4)
is applied to the qubit at the time tM2 = 360 ns di-
rectly after the arrival of the feedback pulse at the qubit.
The difference between tM2 and the beginning of the first
readout pulse corresponds to the total feedback latency
τFB (see Sec. II D). We recorded histograms of I2, which
is the filtered in-phase component of the signal at time
tM2 + τRO. When the feedback actuator is disabled, the
histogram of I2 [orange dots in Fig. 4(c)] shows reduced
counts on the right side of the threshold with an excited
state probability of P[E2]fb off = 34.97(3)%. Extending
the master equation simulation introduced above to in-
clude the full pulse sequence up to the second readout
pulse, we obtain P[E2]fb off, sim = 37.89% in reasonably
good agreement with the measured value. The state de-
cay between M1 and M2, which leads to the observed
reduction in the excited state population, causes errors
in the feedback action as discussed below.
When the experiment is repeated with the feedback
actuator enabled, the double-peaked histogram obtained
from the first readout I1 [blue dots in Fig. 4(d)] is
approximately identical to the case without feedback,
as expected, with the measured excited state prob-
ability P[E1]fb on = 46.02(3)% agreeing with P[E1]fb off
within the statistical error bars. After the feedback
pulse, in the histogram of I2 [orange dots in Fig. 4(d)],
the measured excited state probability is significantly
reduced to P[E2]fb on = 13.23(2)%. This probability
compares reasonably well with the simulated value of
P[E2]fb on, sim = 10.50% obtained from the master equa-
tion simulation introduced above. We attribute the dif-
ference between the measured and simulated value of
P[E2]fb on to measurement-induced mixing and the de-
viation of the feedback threshold from the optimal value
(see above).
To obtain a figure of merit for the feedback protocol
that is independent of characteristics such as state de-
cay and temperature of the quantum system, we study
correlations between the outcomes of the two readout
pulses M1 and M2. From the two-dimensional histograms
[Fig. 4(e,f)] with axes I1 and I2, we obtain experimental
probabilities to observe a specific range R of two con-
secutive measurement outcomes (I1, I2). The probabili-
ties P[Rxy] correspond to observing the qubit in state x
with the first readout pulse and consecutively in state y
with the second readout pulse. These probabilities are
obtained from the normalized counts in the four quad-
rants (RGG, RGE, REG, REE) separated by the thresh-
old [dashed lines in Fig. 4(e,f)].
When the feedback is enabled, the measured prob-
ability P[REE]fb on = 11.57(2)% [Fig. 4(f)] corresponds
to the unwanted event of the state |e〉 being observed
TABLE I. Experimental (exp.) and simulated (sim.) proba-
bilities P[Rxy] of the events to observe the qubit in state x in
the first measurement and in state y in the second measure-
ment when the feedback is either disabled (off) or enabled
(on). The simulated values are obtained from a master equa-
tion simulation. See main text for details.
feedback off feedback on
exp. sim. exp. sim.
P[RGG] 52.06(3)% 50.74% 52.32(3)% 50.74%
P[RGE] 1.88(1)% 2.18% 1.67(1)% 2.18%
P[REG] 12.97(2)% 11.37% 34.45(3)% 38.75%
P[REE] 33.10(3)% 35.71% 11.57(2)% 8.32%
consecutively with both readout pulses. We explain
the dominant contribution to P[REE]fb on by state de-
cay between the first readout pulse and the feed-
back pulse. The probability of state decay between
the first and second readout pulse is extracted from
a reference measurement of P[REG]fb off = 12.97(2)%
[Fig. 4(e)] when the feedback is disabled. The probabil-
ities P[REE]fb on and P[REG]fb off are close to each other
since the conditional pi pulse swaps the state |g〉 with
|e〉 before the second readout pulse. The correspond-
ing simulated probabilities P[REE]fb on, sim = 8.32% and
P[REG]fb off, sim = 11.37% (see Tab. I) are in reasonable
agreement with the experimental values considering the
sources of systematic errors as discussed above.
The measured probability P[RGE]fb on = 1.67(1)%
[Fig. 4(f)] of a transition from state |g〉 to |e〉 when the
feedback loop is enabled is close to the reference value
P[RGE]fb off = 1.88(1)% [Fig. 4(e)] when the feedback is
disabled. This shows that the state is correctly left un-
changed when the qubit is already in state |g〉. A possible
reason for the small systematic deviation of P[RGE]fb on
from P[RGE]fb off, which is on the order of 0.2%, could be
drifts in the experimental parameters such as the phase
of the readout signal.
In summary, the probabilities of the combined events
(Tab. I) show that in the feedback protocol the pi pulse is
applied only when it is intended and that the probability
of the unwanted events in region REE is limited by state
decay between the first measurement and the feedback
pulse.
V. CONCLUSIONS AND DISCUSSION
We developed a low-latency FPGA-based digital sig-
nal processing unit for quantum feedback and feedfor-
ward applications such as the qubit initialization scheme
presented in this paper and the deterministic quantum
teleportation realized in Ref. [35].
Our experimental results show that the feedback loop
performs as expected. The total feedback latency
amounts to τFB = (352 ± 3) ns determined by the sum
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of ADC latency, processing latency, AWG latency, cable
delays, readout time and feedback pulse duration. To re-
duce the probability of state decay between the state de-
tection and the feedback action, the ratio r ≡ τFB/T1 of
the feedback latency to the qubit lifetime T1 needs to be
reduced. Since the probability of state decay is expected
to be proportional to 1−exp(−r), a T1 time of about 40µs
would be needed to achieve error probabilities of less than
1% in one iteration of the feedback scheme presented in
this work. Conversely, with the longest T1 times achiev-
able with state-of-the art superconducting circuits of up
to approximately 100µs [88–90], feedback latencies of less
than 100 ns would be needed to reduce the error proba-
bility to less than one part per thousand. In the present
work, we demonstrated digital processing latencies on the
order of 30 ns, which are among the shortest latencies
reported for FPGA-based signal analyzers [21, 22, 43]
in the context of superconducting qubits. Simultane-
ously, the usage of advanced readout strategies enables a
shorter optimal readout times [46, 49]. Shorter latencies
for analog–to–digital conversion and cable delays may be
achievable by using custom-made circuit boards which
work at cryogenic temperatures [74–76] or by on-chip log-
ical elements [91–93].
Low latency feedback loops may play a role in real-
izing future quantum computers, where a key ingredi-
ent is quantum error correction [94–96] in which error
syndromes of a quantum error correction code are de-
tected by repetitive measurements. The syndrome mea-
surements are designed to keep track of unwanted bit flip
and phase errors. In this context it is essential to have
a flexible low latency classical processing unit to process
the error syndromes without causing additional delay for
the quantum processor. A large set of quantum error cor-
rection codes may work with a passive ‘Pauli frame’ up-
date [97], however, it still remains an open question [98]
whether some level of correction and qubit reset using
active feedback is preferable. Therefore, having a low la-
tency signal processor with feedback capabilities as pre-
sented in this work, will be instrumental for scaling up
quantum technologies.
ACKNOWLEDGMENTS
The authors would like to thank Deniz Bozyigit for ini-
tial contributions to the FPGA firmware. The authors
further acknowledge useful discussions with Johannes
Heinsoo, Sebastian Krinner, Markus Oppliger and Lars
Steffen.
The authors acknowledge financial support by the Na-
tional Centre of Competence in Research Quantum Sci-
ence and Technology (NCCR QSIT), a research instru-
ment of the Swiss National Science Foundation (SNSF),
by the Swiss Federal Department of Economic Affairs,
Education and Research through the Commission for
Technology and Innovation (CTI), by the Office of the Di-
rector of National Intelligence (ODNI), Intelligence Ad-
vanced Research Projects Activity (IARPA), via the U.S.
Army Research Office grant W911NF-16-1-0071 and by
ETH Zurich. The views and conclusions contained herein
are those of the authors and should not be interpreted as
necessarily representing the official policies or endorse-
ments, either expressed or implied, of the ODNI, IARPA,
or the U.S. Government. The U.S. Government is autho-
rized to reproduce and distribute reprints for Governmen-
tal purposes notwithstanding any copyright annotation
thereon.
Appendix A: Experimental setup
The device under test (DUT, green box in Fig. 5) is a
superconducting circuit with one superconducting trans-
mon qubit. The DUT is thermalized to the 20 mK stage
of a dilution refrigerator (purple box in Fig. 5).
Single-qubit quantum gates are realized by driving
transitions between the ground and first excited state
of the transmon by applying microwave pulses through
a dedicated microwave line (port A in Fig. 5). The mi-
crowave line is thermalized by attenuators at three tem-
perature stages T = (4 K, 100 mK, 20 mK). The attenu-
ators reduce the signal and noise coming from the room-
temperature electronics and add Johnson-Nyquist noise
at their respective temperature T , thereby reducing the
effective temperature of the microwave radiation in the
cable. The qubit pulses for static control (grey box in
Fig. 5) are generated by AWG 1 and up–converted to mi-
crowave frequencies using an I/Q mixer driven by a local
oscillator (LO) signal from microwave generator MWG 1.
Readout of the qubit is realized by a pulsed measure-
ment of the transmission of microwaves through a copla-
nar waveguide resonator (CPWR). The readout pulse is
applied to the CPWR through the resonator drive line
(port B in Fig. 5). The readout pulses are also gener-
ated by AWG 1. An I/Q mixer with an LO signal from
MWG 2 allows for shaping the readout pulses which can
be useful to achieve faster ring-up and ring-down of the
intra-cavity field [65, 66]. In order to adjust the power
range for the resonator drive a variable attenuator is used
at the RF output of the mixer.
The transmitted signal is directed through an isola-
tor, circulator, and directional coupler to a Josephson
parametric amplifier (JPA) [51] based on a λ/4 resonator
shunted with an array of SQUID loops [52, 53, 56]. The
isolators and circulators protect the DUT from pump
leakage and thermal noise. The pump tone needed to
achieve a gain of approximately 20 dB in the JPA is de-
rived via splitters from the same microwave generator
MWG 2 as is used for the readout pulses which reduces
drifts of relative phase between the two signals. Low
phase noise is essential if the JPA is operated in a phase-
sensitive mode [80, 99]. The pump signal (port E in
Fig. 5) is combined with the signal from the resonator
through a directional coupler.
Both the signal and pump tone are reflected from the
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FIG. 5. Schematic of the experimental setup used for quantum feedback. Cyan arrows point into the direction of the signal
flow in the feedback loop. The device under test (DUT) is a superconducting circuit comprised of a qubit coupled to a coplanar
waveguide resonator (CPWR). The color scheme of the blocks DUT (green), static control (grey), detector (yellow), Nallatech
BenADDA-V4
TM
card (blue) and actuator (red) corresponds with Fig. 1 in the main text. In addition, the three different
shades of purple in the dilution refrigerator (purple box) indicate the temperature stages (20 mK, 100 mK and 4 K) to which
the corresponding components are thermalized. The signal ports at the dilution refrigerator are labeled with letters in circles
(A-E).
JPA. To avoid saturation of the subsequent amplifiers,
we destructively interfere the reflected pump tone with
a cancellation tone applied to the directional coupler
(port D in Fig. 5). The phase and amplitude of the can-
cellation tone are adjusted using a variable phase shifter
and attenuator.
After amplification by the JPA, the signal is passed via
isolators which attenuate reversely propagating radiation
towards a high-electron-mobility transistor (HEMT) am-
plifier to further amplify the signal with a gain of 40 dB
before it exits the dilution refrigerator (port C in Fig. 5).
In the detection electronics (yellow box in Fig. 5) at
room temperature, the signal is amplified further using
low-noise microwave amplifiers. In order to reduce noise
below the frequencies of interest, the signal is high-pass
filtered with a cut-off frequency of about 4 GHz. The car-
rier frequency of typically 7 GHz is converted down to an
intermediate frequency (IF) using an analog I/Q mixer
and a separate microwave generator, MWG 3, for the
LO signal. The IF signal at the I output of the mixer
is further amplified using an IF amplifier and low-pass
filters are used to suppress noise outside the detection
bandwidth of the ADC (50 MHz). Attenuators between
the amplifiers and the mixer are used to suppress stand-
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ing waves due to impedance mismatches and in order to
prevent saturation of the mixer, amplifiers and ADC.
After amplification and analog down–conversion, the
signal is digitized by the ADC and forwarded to the
FPGA on the Nallatech BenADDA-V4
TM
card. The digi-
tal signal processing (DSP) circuit which we implemented
on the FPGA generates a feedback trigger conditioned on
the digitized and processed signal (see Sec. III).
The feedback trigger is forwarded to AWG 2 which is
part of the actuator electronics (red box in Fig. 5). When
receiving the feedback trigger, AWG 2 generates a pulse
which is up–converted to the qubit frequency, typically
at 5–6 GHz, using an I/Q mixer and LO from microwave
generator MWG 4. Bias–tees allow to compensate un-
wanted DC offsets of the I/Q inputs of the mixer in or-
der to suppress LO leakage. The up–converted microwave
pulses are forwarded to the qubit (port A in Fig. 5).
All AWGs, MWGs, as well as ADC and DSP clocks are
synchronized to a 10 MHz sine wave from an SRS FS725
rubidium frequency standard.
Appendix B: Latency of analog to digital conversion
and digital input
The ADC latency and digital input–output latencies
of the FPGA are inferred from the timing relative to the
input trigger and feedback trigger. When the variable
delay in the state discrimination module (see App. C 4)
is set to d = 1 clock cycle, we measure the delay from the
trigger input to the feedback trigger with an oscilloscope
to be τtr–fb = 110 ns ± 3 ns. Since the input trigger is
synchronized with the digitized signal from the ADC in
the DSP circuit, we infer that the ADC delay and digital
input–output delay is τADC,DIO = τtr–fb− τproc = 80 ns±
3 ns.
The delay τADC,DIO has several contributions which we
did not determine individually. The pipelined architec-
ture of the AD6645 ADC introduces a delay of four clock
cycles (40 ns) and a latency of one additional clock cy-
cle (10 ns) to transfer the digitized signal from the ADC
to the FPGA where it is registered in a synchronous D–
flip–flop. Further delays are expected to contribute to
τADC,DIO due to the routing of the digital signal on the
BenADDA-V4
TM
board as well as pad–to–flip–flop and
flip–flop–to–pad delays on the FPGA (see App. D 1).
Appendix C: Implementation details of digital signal
processing blocks
Here we specify implementation details of the blocks of
the DSP circuit presented in Sec. III which are relevant
for the processing latency.
1. Digital mixer
The cosine and sine signals, cos(ωIFtn) and
− sin(ωIFtn), for digital mixing are typically gener-
ated either using a lookup table with precomputed
values or by an iterative algorithm and then multiplied
with two copies of the signal as shown in Fig. 6(a).
While these methods work for arbitrary frequen-
cies ωIF, a simplified method exists for the special case
when ωIF equals a quarter of the sampling rate, i.e.
ωIF/(2pi) = fs/4 [70, 71].
In the fs/4 case, the periodic sequences for the cosine
and negative sine are simply (1, 0,−1, 0) and (0,−1, 0, 1)
respectively [70]. Since multiplication with 0, 1 and −1
is trivial, we replace the multipliers by counter-driven
multiplexers (MUX) that periodically switch between
four inputs as shown in Fig. 6(b). The 2-bit repeating
counter (CNT) iterates through a sequence of four val-
ues (0, 1, 2, 3), jumping to the next value in every clock
cycle and restarting from 0 after it has reached 3. The
output of the counter is forwarded to the selection (sel)
input of the multiplexers (MUX). The selection input
of the multiplexers determine which of the four inputs
(in0, in1, in2, in3) of the multiplexers are forwarded to
their output. The four inputs of the multiplexer for the
real part (Re[Sm]), correspond to multiplying the signal
with (1, 0,−1, 0) while the inputs of the multiplexer for
the imaginary part (Im[Sm]) correspond to multiplication
with (0,−1, 0, 1).
2. Moving average
In the following, we discuss how to implement the mov-
ing average (circuit shown in Fig. 6(c)), which is the sim-
plest type of FIR filter, with a processing latency of less
than one clock cycle (10 ns). The moving average is ap-
plied in parallel to the real and imaginary parts of the
output Sm of the mixer, i.e. two copies of the circuit
shown in Fig. 6(c) are implemented with outputs I and
Q respectively.
The first step in the circuit for computing the moving
average, as shown in Fig. 6(c), is to fan out the input
signal into two branches. One branch b is delayed by a
variable delay (z−l) of l clock cycles while no operation
is performed on the other branch a, i.e. bm = am−l. A
subtractor then computes the difference a − b between
the values of the two branches which is forwarded to an
accumulator [+= in Fig. 6(c)]. In every clock cycle, the
accumulator adds the value at its input to the sum stored
internally and forwards the updated sum to the output.
Therefore the output Saccu,n at clock cycle n of the accu-
mulator is the sum of all input samples up to clock cycle
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FIG. 6. Details of the blocks of the DSP circuit relevant for feedback generation. (a) Digital I/Q mixer implemented with
multipliers (circles with crosses). (b) Quarter sampling rate fs/4 digital I/Q mixer implemented with multiplexers (MUX) that
forward one of their inputs to their output based on the selection (sel). The sel signal is driven by a repeating two-bit counter
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n− 1, i.e.
Saccu,n ≡
n−1∑
m=0
(am − bm) =
n−1∑
m=0
(am − am−l)
=
n−1∑
m=n−l
am +
n−l−1∑
m=0
(am − am)︸ ︷︷ ︸
=0
−
−1∑
m=−l
am︸ ︷︷ ︸
=0
=
n−1∑
m=n−l
am, (C1)
where the last equality holds assuming that all input sam-
ples with negative index are equal to zero, i.e am = 0 for
m < 0. To make sure that this assumption holds true, we
initialize the registers of the variable delay and the accu-
mulator to zero. As depicted in Fig. 6(c), an additional
adder (+) adds the most recent value of the difference
an−bn at the input of the accumulator to its output and
a constant factor of 1/l normalizes the moving average.
Thus, the final signal at the output of the moving average
module (SMA) is
SMA,n ≡ 1
l
(Saccu,n + an − bn)
=
1
l
(
n−1∑
m=n−l
am + an − an−l
)
=
1
l
n∑
m=n−l+1
am. (C2)
As opposed to the sums in Eq. (C1), which stop at index
n− 1, the final sum in Eq. (C2) includes the most recent
sample with index n, which shows that the additional
adder reduces the effective processing latency to less than
one clock cycle.
3. Preprocessing module
Offset subtraction (−c in Fig. 6(d)) is implemented
with lookup tables (LUTs). The parameter c is config-
urable via the interface with the host computer (indicated
by dashed arrows). The multiplication (×m in Fig. 6(d))
is implemented without the use of actual multipliers but
rather uses bit shift operations, which are effective multi-
plications with powers of two. Avoiding the allocation of
multipliers reduces hardware resource consumption and
leads to reduced processing latencies. The multiplica-
tion is made configurable using multiplexers to choose
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between different bit shift operations. The bit shift op-
eration is chosen via the host computer interface.
4. State discrimination module
The state discrimination module determines the qubit
state and provides feedback triggers based on the sign
bits x and y of the preprocessed signals I˜ and Q˜ as shown
in Fig. 6(e). The sign bits of I˜ and Q˜ are 0 if the respec-
tive signal is positive and 1 if it is negative, as depicted in
Fig. 6(f). Due to the prior offset subtraction, determining
the sign bits of I˜ and Q˜ is equivalent to comparing the I
and Q signals each to an arbitrary threshold value. Two
lookup tables (LUT) define the binary feedback with two
independent bits L
(1)
xy and L
(2)
xy which are selected based
on the two sign bits x and y as depicted in Fig. 6(g).
The entries of the LUT can be set via the host computer
interface [dashed arrows in Fig. 6(e)]. In the example
shown in Fig. 6(h), the value of the feedback bit is 1 if
and only if x = 0 corresponding to a non-negative value
of the I component of the signal.
The input trigger signal is used as a reference for the
timing of the feedback triggers relative to the onset of
the readout pulse. As shown in Fig. 6(e), the trigger first
enters a rising edge detection block. The output of the
rising edge detection block is 1 if and only if the input bi-
nary value of the trigger was 0 in the previous clock cycle
and 1 in the present clock cycle. The output of the rising
edge detection is delayed with a variable delay z−d where
d is the number of clock cycles (each being 10 ns) corre-
sponding to the readout time τRO, i.e. d× 10 ns = τRO.
The parameter d can be set via the host computer inter-
face. The output of the variable delay, to which we refer
as the fbTime marker, marks the specific time at which
the feedback pulse is provided. To assert that the feed-
back triggers are issued at the correct time, the feedback
triggers fb and fb2 are based on the AND operation of
the output of the LUT and the fbTime marker.
5. Histogram module
The histogram module is important to assess the
feedback performance and to calibrate the experimen-
tal setup. Here we explain how our multi-dimensional
histogram module is implemented. The histogram mod-
ule has different operational modes. We first introduce
the circuit for recording two-dimensional histograms as
shown in Fig. 7(a). The input signals I˜ and Q˜ are
rounded to 7-bit fixed point numbers which means that
the full range of ±1V is subdivided into 27 = 128
bins. The 7-bit fixed-point representations of I˜ and Q˜
are concatenated into a 14-bit address of the histogram
bin which stores the number of occurrences of the com-
bination of values (I˜ , Q˜). The “increase count” block
manages the communication with the ZBT RAM in or-
der to increase the stored count whenever the enable
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FIG. 7. (a) Example circuit for recording two-dimensional
histograms with dimensions being the preprocessed 7-bit sig-
nals I˜ and Q˜. See text for details. (b) Correlation-mode
with buffer and segment counter (seg cnt). For simplicity, the
rounding steps are not shown here. (c) Time-resolved mode
with a time counter (time cnt). For simplicity, the rounding
steps are not shown here. (d) Illustration of exemplary time-
resolved histograms of the I˜ and Q˜ values at four consecutive
times t when the qubit state is |g〉 (blue) or |e〉 (red).
flag (en) is active. For feedback experiments, the en-
able flag is derived from the fbTime marker such that
the histogram is updated when the feedback decision is
made (see Sec. III).
In the correlation mode of our histogram module, a
buffer [Fig. 7(b)] stores the value of I˜ at every reception
of the fbTime marker. The buffered signal I˜1 is combined
with the most recent signal I˜2 to record the probability
to observe a specific combination I˜1 and I˜2 in two con-
secutive readouts (see Sec. IV). In addition a segment
counter [seg cnt in Fig. 7(b)] allows to distinguish alter-
nating experimental scenarios, such as when the feedback
is enabled or disabled alternately in consecutive runs of
the experiment. In the correlation mode, the value of
Q˜ is in principle not needed but is an additional useful
piece of information. In order to make use of the total
amount of 225 bits (4 MB) available space in the ZBT
RAM, we reduce the Q dimension to 5 bits and concate-
nate the values (I˜2, Q˜, I˜1, seg) into a 21-bit address with
a word size of 16 bits to store the counts as presented in
Fig. 7(b).
In the time-resolved mode, a time counter [time cnt in
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Fig. 7(c)] is used to add time as an additional dimension
of the histogram. The time counter starts upon the re-
ception of the fbTime marker and the enable flag is held
active for up to 16 clock cycles. As for the correlation
mode there is a segment counter [seg cnt in Fig. 7(c)]
which allows to discern different consecutive scenarios
such as when the qubit is prepared in the |g〉 or |e〉 state
alternately. This makes the time-resolved mode useful for
calibration tasks such as finding the optimal qubit read-
out time by observing the separation of the distributions
of I and Q values for the states |g〉 [blue histogram in
Fig. 7(d)] and |e〉 [red histogram in Fig. 7(d)] over time.
Appendix D: FPGA timing and resource analysis
1. FPGA timing analysis
Using the Xilinx ISE R© tool suite [100], we extracted
information about the timing of the signal processing for
our present implementation of the DSP circuit in the
Virtex–4 (xc4vsx35-10ff668) and for future implementa-
tions on the Virtex–6 (xc6vlx240t-1ff1156) and Virtex–7
(xc7vx485t-2ffg1761c) FPGA. In App. D 2, we present
the corresponding FPGA resource allocations.
We define the pad–to–pad delay τp−p as the delay the
digitized signal encounters in the path from the signal
input pads of the FPGA to the feedback trigger output
pad. For the full implementation on the Virtex–4 FPGA
(“V–4 full” in Tab. II), the predicted pad–to–pad delay
amounts to
τp−p ≡ τp−f + τproc + τf−p
= 1.5 ns + 30 ns + 3.8 ns = 35.3 ns, (D1)
where τproc = 30 ns is the processing latency of three
pipeline stages (see blue dashed lines in Fig. 2). More-
over, the pad–to–flip–flop delay τp−f = 1.5 ns is the max-
imum delay from the ADC input pads to the D–flip–
flops of the first pipelined register. Furthermore, the
flip–flop–to–pad delay τf−p = 3.8 ns is the maximum de-
lay from the flip–flops of the last pipelined register to
the output pad of the feedback trigger. The pad–to–
flip–flop τp−f and flip–flop–to–pad τf−p delays are ex-
pected to contribute to the digital input and output delay
τADC,DIO (see Sec. II D).
A clock period analysis shows that the minimum clock
period due to the timing of the signals between two
pipelined registers amounts to Tmin = 6.7 ns which cor-
responds to a maximum clock frequency of fmax =
149 MHz. Increasing the clock frequency in a pipelined
architecture is however only beneficial when the sampling
rate of the ADC is also increased. Instead, removing
pipeline stages in the signal path can lead to a further de-
crease in processing time as long as the minimal clock pe-
riod is larger than the sampling period, i.e. Tmin ≥ 1/fs.
As a first step towards a future optimization of the
processing and pad–to–pad delay, we separately simu-
lated the implementation of what we consider the core
TABLE II. Summary of the simulated FPGA timings: the
pad–to–pad delay τp−p from the data input to the feedback
trigger output, the processing time τproc, the chosen clock pe-
riod τclk, the minimum clock period τclk,min and the maximum
clock frequency fmax. See main text for details.
τp−p
[ns]
τproc
[ns]
τclk
[ns]
τclk,min
[ns]
fmax
[MHz]
V–4 full 35.3 30 10 6.7 149
V–4 core 20.7 10 9.7 9.7 103
V–6 core 14.7 6.2 6.2 6.2 161
V–7 core 14.3 5.3 5.3 5.3 188
feedback functionality of the DSP circuit which only in-
cludes the fs/4 mixer, the moving average, the offset
subtraction and scaling modules and the state discrimi-
nation module. For the implementation of the core DSP
circuit we keep only two pipelined registers, one at the
ADC input and one at the feedback outputs fb and fb2.
Therefore the processing latency amounts to one clock
cycle. In order to optimize the pad-to-pad delay, we
optimized first the register-to-register delay, which de-
termines the maximal clock frequency. Afterwards, we
optimize the pad-to-register and register-to-pad delays.
Assuming that the sampling rate is equal to the max-
imal clock frequency, we obtain a pad–to–pad delay of
4 ns + 9.7 ns + 7 ns = 20.7 ns [c.f. Eq. (D1)] for the
Virtex–4 implementation, 3 ns + 6.2 ns + 5.5 ns = 14.7 ns
[c.f. Eq. (D1)] for the Virtex–6 implementation (“V–6
core” in Tab. II), and 4 ns+5.3 ns+5 ns = 14.3 ns for the
Virtex–7 implementation (“V–7 core” in Tab. II). These
results show that a further reduction of the latency intro-
duced by the DSP from 35.3 ns to 14.3 ns is possible by
an optimized implementation of the core functionalities
and using a recent FPGA. We therefore consider the in-
tegration of a recent FPGA into our experimental setup
as possible future work.
2. FPGA resource analysis
Here we report the FPGA resource allocation for the
full design implemented on the Virtex–4 FPGA and com-
pare it to the resources needed to implement the core
functionality consisting of the fs/4 mixer (App. C 1),
the moving average (App. C 2), the preprocessing mod-
ule (App. C 3) and the state discrimination module
(App. C 4). The analysis of the resource allocation is
done for the implementation of the core design on the
Virtex–4, Virtex–6 and Virtex–7 FPGAs corresponding
to the timing analysis performed in App. D 1.
The resource usage is summarized in Tab. III. The full
design (V–4 full) uses nDFF = 15
′312 D–flip–flops corre-
sponding to 49% of the total number of D–flip–flops and
nLUT = 18
′361 four-input lookup tables (LUT) which
is 59% of the available LUTs on the Virtex–4 FPGA.
The majority of resources in the full design is consumed
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TABLE III. FPGA resource summary specifying the allo-
cated number of D–flip–flops nDFF, number of LUTs nLUT
and number of dedicated DSP slice resources nDSP. Percent-
ages are relative (rel.) to the total amount of resources on the
corresponding FPGA. See main text for details.
nDFF (rel.) nLUT (rel.) nDSP (rel.)
V–4 full 15’312 (49%) 18’361 (59%) 184 (95%)
V–4 core 361 (1%) 535 (2%) 0
V–6 core 372 (< 1%) 369 (< 1%) 0
V–7 core 371 (< 1%) 509 (< 1%) 0
by the flexibility in the signal processing, such as the
phase-adjustable mixer and the FIR filter with arbitrary
coefficients and the possibility to record histograms. In
addition, the full design includes hardware modules for
interfacing with PC and ZBT memory. To implement
the added flexibility in the signal processing, the full de-
sign requires nDSP = 184 dedicated DSP slice resources,
which contain multipliers and adders.
The core design (V–4 core, V–6 core and V–7 core in
Tab. III) implements only a subset of the functionality
to maintain the minimal requirements for the DSP op-
erations. Therefore, the number of D–flip–flops nDFF
and LUTs nLUT is reduced by almost two orders of mag-
nitude compared to the full implementation. In addi-
tion, the implementation of the core functionality does
not require dedicated DSP slices of the FPGA (nDSP in
Tab. III) since no multipliers are used in the blocks of
the core design. The numbers nDFF and nLUT vary de-
pending on whether the core design is implemented for
the Virtex–4 (V–4 core), Virtex–6 (V–6 core) or Virtex–7
(V–7 core) FPGA, as displayed in Tab. III. We ascribe
the variations of resource usage among the implementa-
tions of the core design to differences in the slice and LUT
structure between the respective FPGA models. Differ-
ent slice and LUT structures result in differences of the
resource optimization in the mapping process using the
Xilinx ISE software.
Appendix E: Experimental parameters
The superconducting transmon qubit [44] has a res-
onance frequency ωq/(2pi) = 6.148 GHz corresponding
to the transition between the ground and first excited
state and an anharmonicity of α = −401 MHz. The
qubit is capacitively coupled to a λ/2 coplanar waveguide
resonator with a coupling strength g/(2pi) ≈ 65 MHz.
We measure a fundamental mode resonance frequency of
ωr/(2pi) = 7.133 GHz defined as the center of the disper-
sively shifted resonance frequencies for the qubit states
|g〉 and |e〉. We measure a linewidth of κ/(2pi) = 6.3 MHz
of the resonator. The qubit shows an exponential energy
relaxation with time constant T1 ≈ 1.4µs. We choose an
experiment repetition period of 10µs, which for the given
T1, is sufficient to obtain a residual out-of-equilibrium ex-
cited state population of 0.1% . The measured thermal
equilibrium excited state probability is Ptherm ≈ 7% (see
App. F).
The envelope of the microwave pulses for qubit rota-
tions is Gaussian with σ = 7 ns, truncated symmetrically
at ±2σ as seen in the pulse scheme Fig. 4(b) and uses
the DRAG technique [72, 101] to avoid errors due to the
presence of states outside the qubit subspace.
From pulsed spectroscopy we observe a dispersive shift
of the resonator frequency ω
|g〉(|e〉)
r for the qubit in the
ground |g〉 or excited state |e〉 of
2χ ≡ ω|e〉r − ω|g〉r = −2.2 MHz× 2pi. (E1)
We choose the frequency of the resonator drive pulses for
dispersive readout at the center between the two shifted
resonator frequencies, i.e ωr ≡ (ω|e〉r +ω|g〉r )/2. The ampli-
tude of the readout pulse is chosen such that the expected
steady-state mean photon number is 〈n〉readout ≈ 10,
which we calibrated by measuring the ac Stark shift [102]
of the qubit frequency when a continuous coherent drive
is applied to the resonator.
Appendix F: Reduction of thermal excited state
population
A possible application of active feedback initialization
is to temporarily reduce the excited state population
when the qubit is initially in thermal equilibrium with
its environment [19, 82, 84]. In order to test the per-
formance of our feedback loop for reducing the thermal
excited state population, we omit the pi/2 pulse in the
beginning of the protocol presented in Sec. IV, such that
the expected input state is a mixed state described by
the density matrix
ρtherm ≡ (1− Ptherm)|g〉〈g|+ Ptherm|e〉〈e|, (F1)
where Ptherm is the excited state population when the
system is in thermal equilibrium with its environment.
As discussed in Sec. IV, the qubit state is measured
by two successive readout pulses M1 and M2. When the
feedback actuator is disabled, the measured histogram
of the in-phase component I1 of the signal during M1
(blue dots in Fig. 8(a)] is almost identical to the his-
togram of the in-phase component I2 of the signal dur-
ing M2 [orange dots in Fig. 8(a)). From counting the
values on the right side of the threshold [dashed line in
Fig. 8(a)], we obtain corresponding thermal excited state
probabilities of P[E1]fb off = 8.21(2)% for the first mea-
surement M1 and P[E2]fb off = 8.18(2)% for the second
measurement M2. This indicates that, without condi-
tioning on the measurement outcome, the measurement
leaves the thermal steady state ρtherm unperturbed. Note
that the overlap readout error (see App. G) biases the
measured probabilities towards 50%. Taking this bias
into account, we infer a thermal excited state population
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FIG. 8. Same type of histograms as presented in Fig. 4 for the
scenario when the initial pi/2 pulse is omitted. (a) Histograms
of the in-phase signal in the first measurement I1 (blue dots)
and second measurement I2 (orange dots) when feedback is
disabled. The dashed line marks the feedback threshold. Per-
centages are the summed counts of occurrences above the
threshold relative to the total count Ctot = 2
′097′152 for
the signal in M1 and M2 respectively. (b) The same type
of histograms as in (a) but with feedback enabled. (c) Two-
dimensional histogram with 128 × 128 bins as a function of
the in-phase signal in the first measurement I1 versus the
in-phase signal in the second measurement I2 with feedback
disabled. Red lines are contour lines marking specific counts
of {0.05, 1, 2, 4}×103. In each region (RGG,RGE,REG,REE)
separated by the threshold (dashed lines) the percentage of
counts relative to the total count is indicated. (d) The same
type of two-dimensional histogram as in (c) but with feedback
enabled.
of Ptherm ≈ 7% from the measured probabilities P[E1]
and P[E2]. The inferred thermal excited state popula-
tion Ptherm corresponds to a temperature of a bosonic
environment of Tenv ≈ 114 mK. The effective tempera-
ture Tenv is close to the measured base temperature of
the dilution refrigerator which for the presented exper-
iment was 90 mK instead of the typical temperature of
20 mK due to problems with the cryogenic setup.
When feedback is enabled, the excited state
probability in the second measurement amounts to
P[E2]fb on = 5.43(2)%, as obtained from the histogram
of I2 [orange dots in Fig. 8(b)], is reduced compared
to the excited state probability in the first measurement
P[E1]fb on = 8.29(2)% obtained from the histogram of I1
TABLE IV. Experimental (exp.) and simulated (sim.) prob-
abilities P[Rxy] of the events to observe the qubit in state x in
the first measurement and in state y in the second measure-
ment when the feedback is either disabled or enabled. The
simulated values are obtained from a master equation simu-
lation. See text for details.
feedback off feedback on
exp. sim. exp. sim.
P[RGG] 89.16(2)% 88.01% 89.07(2)% 88.01%
P[RGE] 2.63(1)% 3.79% 2.64(1)% 3.79%
P[REG] 2.66(1)% 1.98% 5.50(2)% 6.75%
P[REE] 5.55(2)% 6.22% 2.79(1)% 1.45%
[blue dots in Fig. 8(b)], showing that a reduction of the
thermal excited state population is possible with our
feedback loop. The measured probability P[E2]fb on is
in reasonably good agreement with the simulated value
of P[E2]fb on, sim = 5.24% obtained from a master equa-
tion simulation using the same model and parameters as
discussed in Sec. IV.
We recorded two-dimensional histograms of the
values I1 and I2 for the case when feedback is
disabled and enabled as shown in Fig. 8(c) and
Fig. 8(d) respectively. The measured relative counts
in the four regions (RGG, RGE, REG, REE) of the
two-dimensional histograms show the swapping of the
probabilities P[REG] and P[REE] and the invariance
of the probabilities P[RGG] and P[RGE] under the
feedback action as discussed in Sec. IV. The his-
togram of the signal in the region REG for the ”feed-
back off” case [Fig. 8(c)] matches well with the his-
togram in region REE for the ”feedback on” case
[Fig. 8(d)]. In particular, the corresponding probabili-
ties P[REG]fb off = 2.66(1)% and P[REE]fb on = 2.79(2)%
match reasonably well, which shows that the feed-
back pulse is applied when the state |e〉 is detected
in the first measurement. The experimentally ob-
served probabilities are in reasonably good agreement
with the simulation results P[REG]fb off, sim = 1.98%
and P[REE]fb on, sim = 1.45% (Tab. IV) considering the
sources of systematic errors as discussed in Sec. IV. We
observe that the histogram in the region REE in Fig. 8(d)
is double-peaked, which is a consequence of the readout
error since the tail of the distribution associated with the
|g〉 state extends into the region REG.
Furthermore, the histograms in the region RGE
match for both the ”feedback off” [Fig. 8(c)] and
the ”feedback on” case [Fig. 8(d)]. The probabilities
of P[RGE]fb off = 2.63(1)% and P[RGE]fb on = 2.64(1)%
agree within the statistical error bars, which shows that
the feedback pulse is not applied when the state |g〉 is
detected in the first measurement.
The data presented here serves as a further experi-
mental benchmark of our implementation of the feed-
back scheme and illustrates the use of two-dimensional
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histograms to get insight into processes that lead to the
observed excited state probabilities.
Appendix G: Readout fidelity
The readout is calibrated in a separate calibration step
where either no pulse or a pi pulse is applied to the qubit
prior to the measurement. A threshold check, as de-
scribed in Sec. II A, leads either to the result G corre-
sponding the qubit state |g〉 or E corresponding to |e〉.
The single-shot readout fidelity is defined as
Fr = 1− P[E|“no pulse”]− P[G|“pi pulse”], (G1)
where P[E|“no pulse”] represents the conditional prob-
ability of obtaining the result E when no pulse has
been applied whereas P[G|“pi pulse”] represents the con-
ditional probability of obtaining the result G when a pi
pulse has been issued. For a fixed moving average window
length of l = 4 digital samples (40 ns), the single-shot
fidelity reaches a maximal value of Fr = 77% at time
τRO ≈ 105 ns relative to the onset of the readout pulse.
We expect the contributions to the readout infidelity to
be
1− Fr ≈ 2Ptherm + Pdecay + Poverlap, (G2)
where Ptherm ≈ 7% is the initial excited state
population in thermal equilibrium (see App. F),
Pdecay ≈ 1− exp(−τRO/T1) ≈ 6% is the error due to the
decay of the |e〉 state and Poverlap ≈ 3% is the probabil-
ity of misidentification of the qubit state due to overlap
of the probability density functions for the signals corre-
sponding to the |g〉 and |e〉 state. We extracted the con-
tributions to the readout infidelity from fits to recorded
histograms using methods similar to the ones described
in Ref. [46].
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